IPACK2018-8256

ANALYSIS OF THERMAL PROPERTIES OF POWER MULTIFINGER HEMT DEVICES

Aleš Chvála, Robert Szobolovszký, Jaroslav Kováč jr., Martin Florovič, Juraj Marek, Luboš Černaj, Patrik Príbytný, Daniel Donoval, Jaroslav Kováč

Institute of Electronics and Photonics Slovak University of Technology in Bratislava Ilkovičova 3, 812 19 Bratislava, Slovakia Sylvain Laurent Delage, Jean-Claude Jacquet
III-V Lab
1 Avenue Augustin Fresnel, 91767 Palaiseau,
France

ABSTRACT

In this paper, several methods suitable for real time on-chip temperature measurements of power AlGaN/GaN based highelectron mobility transistor (HEMT) grown on SiC substrate are presented. The measurement of temperature distribution on HEMT surface using Raman spectroscopy is presented. We have deployed a temperature measurement approach utilizing electrical I-V characteristics of the neighboring Schottky diode under different dissipated power of the transistor heat source. These methods are verified by measurements with micro thermistors. The results show that these methods have a potential for HEMT analysis in thermal management. The features and limitations of the proposed methods are discussed. The thermal parameters of materials used in the device are extracted from temperature distribution in the structure with the support of 3-D device thermal simulation. The thermal analysis of the multifinger power HEMT is performed. The effects of the structure design and fabrication processes from semiconductor layers, metallization, and packaging up to cooling solutions are investigated. The analysis of thermal behavior can help during design and optimization of power HEMT.

INTRODUCTION

Recent progress in GaN-based high-electron mobility transistors (HEMT) has confirmed them to be the main transistor technology for upcoming high-power devices at high-frequency operation because of their excellent electronic properties, especially high electron saturation velocity, and high breakdown voltage [1-4]. Multifinger devices with compact layout are required for high-power operation. However, self-heating induced thermal crosstalk between individual gate fingers can become a significant issue, which degrades device performance or can result in irreversible damage. Therefore,

thermal management is crucially important to the viability of power HEMT [5-7].

Experimental temperature measurements are essential for complex characterization of these devices. Temperature is one of the dominant drivers of device degradation and has a substantial influence on the device. Therefore, it is very important to be able to accurately determine the device temperature in order to assess the reliability and performance. Among all techniques micro-Raman thermometry is one of the most popular for this purpose [8, 9], along with the electrical parameter-based thermometry [10]. Compared to an infrared technique with low spatial resolution of about $5-10 \mu m$, the micro-Raman thermometry has spatial resolution better than 1 μm [11]. It can be used with advantage to profile micrometer sized source/drain openings in HEMTs. However, the micro-Raman technique can only be used for open or window packaged devices without metal air bridges between source/drain fingers or a source/gate field plate.

Another common approach to determine the chip temperature is by integration of on-chip sensors. Usually, the well-known temperature dependent characteristics of a pn junction are generally used in Si devices, e.g., [12-15]. It is highly sensitive and behaves mostly linearly, which is why pn junctions are often the temperature sensor of choice. For the GaN-based devices the Schottky diode can be used instead of the pn junction [16, 17].

In this paper we present the thermal analysis of multifinger power HEMTs. The effects of the structure design and fabrication processes from semiconductor layers, metallization, and packaging up to cooling assemblies are studied. The analysis is supported by 3-D device simulations as a highly useful and effective tool for the analysis and characterization of electrothermal behavior of power HEMTs. The material thermal

coefficients for the model are extracted and calibrated using different methods. The investigation uses micro-Raman spectroscopy and neighboring Schottky diode electrical measurement where the Raman shift and Schottky voltage at constant forward current are directly proportional to the temperature, respectively. The results are validated by micro thermistor measurement.

STRUCTURE DESCRIPTION

The structure under investigation is a 1.5 nm GaN-cap/ 14.5 nm $Al_{0.29}Ga_{0.71}N$ -barrier/ 50 nm GaN-spacer/ 1650 nm GaN-doped heterostructure grown on 500 μm 4H-SiC substrate. Fig. 1 depicts the 2-D cross section of the structure. The backside 5 μm thick Au substrate contact is soldered to 1000 μm thick CuMo leadframe by a 25 μm thick AuSn solder. Top ohmic drain/source and gate contacts are created by Au-based metallization layers with thicknesses of 0.5 μm and 0.6 μm , respectively. The structure is set in open package which is placed on a cooler (Fig. 2).

METHODS FOR TEMPERATURE EXTRACTION

A gated transmission line method (GTLM) topology (Fig. 2) is used for electrothermal characterization. The first transistor (D1-G1-S1) in GTLM topology is used as the heat source. Several experimental methods are proposed and evaluated for extraction of structure temperature at different position.

Micro-Raman Thermometry

The MonoVista 750 CRS system with laser excitation wavelength of 514 nm was used for Raman spectra recording. In the first step, calibration measurements were done to obtain the Raman shift of GaN and SiC phonons as a function of absolute temperature (Fig. 3). These measurements were performed on a temperature-controlled chuck in a chamber. The measured GaN E₂ and 4H-SiC TO high phonon locations are ~568 cm⁻¹ and ~776 cm⁻¹ at room temperature, respectively [18]. An obvious exponential relation between Raman shift and




Fig. 1. 2-D cross section of the analyzed structures.




Fig. 2. 3-D thermal model of the structure with GTLM topology.

G3

G5

G2

the temperature of the device is plotted in Fig. 4. This measurement was used as calibration for determination of the absolute temperature at specific locations of device under operation. Subsequently the measurements were performed at various locations for different dissipated power of the active




Fig. 3. Raman spectra of GaN E2 high phonon and 4H-SiC TO phonon at different temperatures.

Active

thermal

contact

G1




Fig. 4. Raman phonon peak shift dependence on the temperature.

HEMT device.

Schottky diode

This proposed method is based on temperature sensitive parameters of neighboring Schottky diodes to determine the device temperature at various positions. The first transistor (D1-G1-S1) in GTLM topology is used as the heat source. The rest of the transistors use only gates and sources to utilize the Schottky diodes (G2-S2, G3-S3, G4-S4, and G5-S5). In the first step, a calibration measurement of Schottky diodes at defined temperatures was performed (Fig. 5). The voltage difference for a constant current density of 0.1 A/cm² at forward bias is directly proportional to the temperature (Fig. 6). In the next step, the first transistor was connected to the power supply to generate heat. By applying the temperature calibration curve of the Schottky diodes we can obtain the temperature of the diodes at distinctive positions as a function of dissipated power.




Fig. 5. Static *I-V* characteristics of the Schottky diode at different temperatures.




Fig. 6. Calibration curve of voltage deviation as a function of temperature.

Thermistor

MURATA NCP03WB473J05RL [19] micro thermistor was used for direct temperature evaluation of the device. The thermistor has a very high accuracy (~3 %). However, the thermistor dimension is large compared to the GTLM topology. Therefore, only one thermistor (ThR1) was attached on the chip near the active HEMT using thermal glue. A second thermistor (ThR2) was attached to the leadframe near chip. These thermistors were used to validate the above described methods and determine the heat transfer from chip to leadframe through the solder interface.

3-D MODEL DESCRIPTION AND EXPERIMENTAL VALIDATION

The 3-D model of the structure for thermal simulation based on the physical and geometrical description of all semiconductors, metallization layers, and package corresponding to the real device is created in Sentaurus Device Editor [20] (Fig. 2). 3-D thermal simulations are performed in Sentaurus Device tool [20]. A few nm thick GaN-cap and AlGaN barrier layer are neglected in the model due to their minimal impact on the thermal simulations. The thermal boundary resistance (TBR) is set to 1×10^{-4} cm²KW⁻¹ at the GaN/SiC interface [21]. TBR value of 2 cm²KW⁻¹ is set at the CuMo leadframe/cooler interface. The dissipated electrical power which results in thermal heating is modeled by a heat source placed under the gate electrode edge at the drain side, where the heat generation occurs during the on-state operation of the device [22, 23]. The device boundary conditions are set to account for the heat transfer to the surrounding environment. The thermal conductance value of 15 Wm⁻²K⁻¹ represents heat conduction to the air [24]. The material thermal coefficients for the structure model are taken from literature and calibrated using above described methods. The thermal conductivities of used materials are evaluated from measured temperature

distribution on the chip. The thermal coefficients for the materials in the structure are listed in Table 1.

Material	Thermal conductivity (Wm ⁻¹ K ⁻¹)	
Au	310 [25]	
AlGaN	40×(T/298) ^{-1.37} [26]	
GaN (C doped)	190×(T/298) ^{-1.37} [27]	
4H-SiC	430×(T/298) ^{-1.5} [28]	
AuSn	57 [29]	
CuMo	160 [30]	

Table 1. Thermal conductivity values calibrated and used in the simulation.

Fig. 7 shows simulated structure temperature distribution for applied power 2 W in the active D1-G1-S1 HEMT. Fig. 8




Fig. 7. Simulated temperature distribution in the structure for dissipated power of 2 W at the active D1-G1-S1 HEMT.




Fig. 8. Comparison of the measured and simulated temperatures of Raman G1-D1 position, Schottky contacts G2-S2 – G4-S4, and thermistors ThR1 and ThR2 at different powers of the active D1-G1-S1 HEMT.





Fig. 9. Comparison of the measured and simulated temperature distributions across the active D1-G1-S1 HEMT for 2 W.

shows the comparison of measured and simulated temperatures of Raman G1-D1 position, Schottky contacts G2-S2-G4-S4, and thermistors ThR1 and ThR2 at different powers of the active D1-G1-S1 HEMT. Fig. 9 shows the temperature distribution across the active HEMT. Only measured temperatures under HEMT electrodes (S1, G1, D1 - gray regions) show incorrect values because the Au-based metallization is not transparent for Raman excitation beam.



Source	Drain	Source
Source	Gate	Source
	,	

Number of elementary gates	2	50
Gate length	0.5 μm	0.7 μm
Elementary gate width	200 μm	400 μm
Total gate width	400 μm	20 mm
Gate pitch	100 μm	40 μm

Fig. 10. Layout and device geometry of 2 and 50 gate fingers HEMT structures.

A very good agreement between simulations and experimental results confirms the validity of proposed methodologies and model parameters.

THERMAL ANALYSIS OF POWER HEMTS

After calibration of thermal properties the analysis of power multifinger HEMTs was performed. The above described structure with different thicknesses of SiC substrate and CuMo leadframe is used. The SiC substrate is usually grinded and polished to a lower thickness for the final assembly. Moreover, the chip is soldered to a package with thinner leadframe to improve heat transfer to the heat sink. Therefore, a 100 µmthick SiC substrate and 300 µm-thick CuMo leadframe are used for the analysis. Boundary condition with the constant temperature of 50 °C is set on the backside of the leadframe. This represents an ideal heat transfer to a cooler during the steady state operation condition. Two different HEMT topologies with 2 and 50 gate fingers were investigated (Fig. 10). The analysis was focused on the influence of particular layers geometry and their thermal parameters on the thermal properties of HEMT.




Fig. 11. (a) Temperature distribution inside HEMT structures. (b) 1-D temperature profile under the gate for HEMT structures with 2 and 50 gate fingers.

Fig. 11a shows temperature distribution for dissipated power 6 W and 80 W in 2- and 50-gate finger HEMT, respectively. The maximal temperature reaches about 250 °C for both structures. However, the normalized power dissipation per gate width unit is 15 W/mm and 4 W/mm for 2- and 50-gate HEMTs, respectively. It has to be noted that gate pitches and elementary widths are different for the two topologies. In case of the larger structure with 50-gate fingers, thermal crosstalk between gate fingers and higher active area dimensions reduce lateral heat flow and power dissipation capability [31]. Moreover, the reduced lateral heat flow increases temperature in the vertical direction compared to the 2 gates structure. One can clearly see from Fig. 11b that for the 2 gates structure the highest heat dissipation occurs in the top layers (GaN and SiC) while for the 50 gates structure the highest dissipated heat is mainly in the bottom layers (CuMo and AuSn).

The analysis of HEMT structures is focused on the influence of particular layers geometry and their thermal parameters on thermal properties and behavior. The investigated variables are thickness of layers Z and their thermal conductivities κ (Fig. 12 and Fig. 13).

Lowering the higher thermal resistive CuMo and AuSn layer thickness decreases HEMT temperature. Because of the




Fig. 12. Influence of layers thickness on HEMT temperature.




Fig. 13. Influence of layers thermal conductivity on HEMT temperature.

dominant vertical heat flow in the 50-gate HEMT, the impact of these layers on temperature is increased. Thinner SiC and GaN layers reduce lateral heat flow, increase vertical heat flow through low conductive AuSn and TBR layers (Fig. 14), and consequently increase HEMT temperature. As observed for the 50-gate HEMT, the reduced lateral heat flow diminishes the impact of SiC and GaN layer thickness on the temperature. Increasing the thickness of Au drain/source layers allows better cooling of the HEMT through the top metallization and therefore slightly decreases HEMT temperature. Higher thermal conductivity of all layers decreases HEMTs temperature (Fig. 13). GaN thermal conductivity has dominant impact for the 2-gate HEMT due to higher lateral heat flow in the top layers. The influence of the GaN thermal conductivity on the temperature of 50-gate HEMT with higher vertical heat flow is significantly lower. Impact of the AuSn solder thermal conductivity is slightly higher and the thermal conductivity of the CuMo leadframe becomes the most dominant. Influence of the SiC substrate is similar for both structures.




Fig. 14. Temperature distribution and heat flow inside HEMT structures for various thicknesses of SiC and GaN layers.

CONCLUSIONS

Several methods for on-chip temperature measurements of power AlGaN/GaN HEMTs grown on SiC substrate were presented. The device material thermal coefficients have been extracted from structure temperature distribution measured by micro-Raman spectroscopy and neighboring Schottky diode electrical measurement. The results have been validated by micro thermistor measurement. The well calibrated 3-D device model was used for thermal analysis of the multifinger power HEMTs. Different behavior has been observed, discussed, and explained for two HEMT structures. The effects of layers properties on the structure were investigated. The analysis of thermal behavior can help during design and optimization of power HEMTs. Our observations contribute to the on-going optimization of power transistor structures in respect to the geometry of layers design and their thermal parameters. Very good agreement between simulations and experimental results confirms the validity of the proposed methodologies and the model parameters.

ACKNOWLEDGMENTS

The research leading to these results has received funding from the Electronic Component Systems for European Leadership Joint Undertaking under grant agreement No 662322, project OSIRIS. This Joint Undertaking receives support from the European Union's Horizon 2020 research and innovation programme and France, Norway, Slovakia, and Sweden. This publication reflects only the authors' view and the JU is not responsible for any use that may be made of the

information it contains. This work was also supported by Grant VEGA 1/0491/15 supported by Ministry of Education, Science, Research and Sport of Slovakia.

REFERENCES

- [1] N. Miura, T. Nanjo, M. Suita, T. Oishi, Y. Abe, T. Ozeki, H. Ishikawa, T. Egawa and T. Jimbo, "Thermal annealing effects on Ni/Au based Schottky contacts on n-GaN and AlGaN/GaN with insertion of high work function metal," Solid-State Electronics, vol. 48, no. 5, pp. 689–695, May 2004
- [2] J. Kuzmík, "Power electronics on InAlN/(In)GaN: prospect for a record performance," IEEE Electron Devices Letters, vol. 22, no. 11, pp. 510-512, November 2001.
- [3] Q. Zhou, S. Yang, W. Chen, B. Zhang, Z. Feng, S. Cai, et al., "High voltage InAlN/GaN HEMTs with nonalloyed source/drain for RF power applications," Solid State Electron, vol. 91, pp. 19–23, January 2014.
- [4] L. Stuchlíková, A. Kósa, J. Benkovská, P. Benko, L. Harmatha, and J. Kovác, "Defects in schottky diodes based on AlGaN/GaN heterostructures," Proceedings of ASDAM'14 IEEE Conference, Smolenice, Slovakia, October 2014.
- [5] Y. Liyuan, A. Shan, C. Yonghe, C. Mengyi, Z. Kai, X. Zhang, and H. Yue, "A self-heating study on multi-finger AlGaN/GaN high electron mobility transistors," J. Semiconductors, vol. 34, no. 7, pp. 074005-1–074005-5, Jun 2013.
- [6] W. Jianhui, W. Xinhua, P. Lei, C. Xiaojuan, J. Zhi, and L. Xinyu, "Effect of varying layouts on the gate temperature for multi-finger AlGaN/GaN HEMTs," J. Semiconductors, vol. 33, no. 9, pp. 094004-1–094004-5, September 2012.
- [7] A. Manoi, J. W. Pomeroy, R. Lossy, R. Pazirandeh, J. Würfl, M. J. Uren, T. Martin, and M. Kuballa, "Time-dependent thermal crosstalk in multifinger AlGaN/GaN HEMTs and implications on their electrical performance," Solid-State Electronics, vol. 57, pp. 14–18, March 2011.
- [8] M. Kuball, and J. W. Pomeroy, "A Review of Raman Thermography for Electronic and Opto-Electronic Device Measurement With Submicron Spatial and Nanosecond Temporal Resolution," IEEE Transactions on Device and Materials Reliability, vol. 16, no. 4, pp. 667–84, December 2016.
- [9] K. R. Bagnall, O. I. Saadat, S. Joglekar, T. Palacios, and E. N Wang, "Experimental Characterization of the Thermal Time Constants of GaN HEMTs Via Micro-Raman Thermometry," IEEE Transactions on Electron Devices, vol. 64, no. 5, pp. 2121–2128, May 2017.
- [10] A. Cutivet, F. Cozette, M. Bouchilaoun, A. Chakroun, O. Arenas, M. Lesecq, J. De Jaeger, A. Jaouad, F. Boone, and H. Maher, "Characterization of Dynamic Self-Heating in GaN HEMTs Using Gate Resistance Measurement," IEEE Electron Device Letters, vol. 38, no. 2, pp. 240–324, February 2017.
- [11] L.-Y. Yang, X.-Y. Xue, K. Zhang, X.-F. Zheng, X.-H. Ma, and Y. Hao, "Channel temperature determination of a multifinger AlGaN/GaN high electron mobility transistor using a micro-Raman technique," Chinese Physics B, vol. 21, no. 7, pp. 077304-1–077304-3, 2012.
- [12] M. Sasaki, M. Ikeda, and K. Asada, "A Temperature Sensor With an Inaccuracy of 1=+0.8 C Using 90-nm 1-V CMOS for Online Thermal Monitoring of VLSI Circuits," IEEE Transactions on Semiconductor Manufacturing, vol. 21, no. 2, pp. 201–208, 2008.

- [13] A. Chvála, J. Marek, P. Príbytný, and D. Donoval, "Advanced 3-D device and circuit electrothermal simulations of power integrated circuit," Proceedings of ESSDERC'16 IEEE Conference, Lausanne, Switzerland, September 2016.
- [14] M. Pfost, D. Costachescu, A. Mayerhofer, M. Stecher, S. Bychikhin, D. Pogany, and E. Gornik, "Accurate Temperature Measurements of DMOS Power Transistors up to Thermal Runaway by Small Embedded Sensors," IEEE Transactions on Semiconductor Manufacturing, vol. 25, no. 3, pp. 294–302, August 2012.
- [15] M. Pfost, C. Boianceanu, H. Lohmeyer, and M. Stecher, "Electrothermal Simulation of Self-Heating in DMOS Transistors up to Thermal Runaway," IEEE Transactions on Electron Devices, vol. 60, no. 2, pp. 699–708, February 2013
- [16] Y. Zhang, S. Feng, H. Zhu, C. Guo, Y. Qiao, J. Shao, and X. Han, "Study of Heat Transport Behavior in GaN-Based Transistors by Schottky Characteristics Method," IEEE Transactions on Electron Devices, vol. 64, no. 5, pp. 2166– 2171, May 2017.
- [17] R. Szobolovszký, M. Florovič, J. Kováč, A. Chvála, and J. Kováč jr., "Temperature measurement of GaN based HEMTs using on-chip electrical characterization," Proceedings of ADEPT'17 Conference, Podbanské, High Tatras, Slovakia, June 2017.
- [18] J. Kováč jr., R. Szobolovszký, A. Chvála, J. Kováč, and M. Florovič, "Raman spectroscopy as an effective tool for temperature distribution measurement," Proceedings of ADEPT'17 Conference, Podbanské, High Tatras, Slovakia, June 2017.
- [19] Murata, Product Data Sheeet, Online: https://www.murata.com/products/productdetail?partno=NCP03WB473J05RL
- Sentaurus TM Device User Guide, Ver. N-2017.09, Synopsys TCAD Sentaurus, San Jose, CA, USA, 2017.
- [21] M. Nazari, B. L. Hancock, E. L. Piner, and M. W. Holtz, "Self-Heating Profile in an AlGaN/GaN Heterojunction Field-Effect Transistor Studied by Ultraviolet and Visible Micro-Raman Spectroscopy," IEEE Transactions on Electron Devices, vol. 62, no. 5, pp. 1467–1472, May 2015.
- [22] E. R. Heller and A. Crespo, "Electro-thermal modeling of multifinger AlGaN/GaN HEMT device operation including thermal substrate effects," Microelectronics Reliability, vol. 48, no. pp. 45–501, January 2008.
- [23] A. Chvála, D. Donoval, A. Šatka, M. Molnár, J. Marek, and P. Príbytný, "Advanced methodology for fast 3-D TCAD device/circuit electrothermal simulation and analysis of power HEMTs," IEEE Transactions on Electron Devices, vol 62, no. 3, pp. 828–834, March 2015.
- [24] V. A. Kurganov, Heat Transfer Coefficient, 2011. Online: http://www.thermopedia.com/content/841/
- [25] Engineering Tool Box, Online: https://www.engineering toolbox.com/thermal-conductivity-d 429.html
- [26] X.-D Wang, W.-D. Hu. X.-S. Chen, and W. Lu, "The Study of Self-Heating and Hot-Electron Effects for AlGaN/GaN Double-Channel HEMTs," IEEE Transactions on Electron Devices, vol. 59, no. 5, pp. 1393–1401, May 2012.
- [27] M. Power, J. W. Pomeroy, Y. Otoki, T. Tanaka, J. Wada, M. Kuzuhara, W. Jantz, A. Souzis, and M. Kuball, "Measuring the thermal conductivity of the GaN buffer layer in AlGaN/GaN HEMTs," Phys. Status Solidi A vol. 212, no. 8, pp. 1742–1745, February 2015.
- [28] N. Killat, J. W. Pomeroy, J. L. Jimenez, and M. Kuball, "Thermal properties of AlGaN/GaN high electron mobility transistors on 4H and 6H SiC substrates," Phys. Status Solidi A vol. 211, no. 12, pp. 2844–2847, August 2014.

- [29] J. Wilson, "Thermal Conductivity of Solders," Materials, Compounds, Adhesives, Substrates, no. 3, Technical Data, vol. 12, August 2006, Online: https://www.electronics-cooling.com/2006/08/thermal-conductivity-of-solders/
- [30] J. Wilson, "Thermal conductivity of common alloys in electronics packaging," Design, Materials, Compounds, Adhesives, Substrates, no. 1, Technical Data, vol. 13, February 2007, Online: https://www.electronics-
- cooling.com/2007/02/thermal-conductivity-of-common-alloys-in-electronics-packaging/#
- [31] A. Chvála, J. Marek, P. Príbytný, A. Šatka, S. Stoffels, N. Posthuma, S. Decoutere, and D. Donovala, "Analysis of multifinger power HEMTs supported by effective 3-D device electrothermal simulation," Microelectronics Reliability, vol. 78, pp. 148–155, November 2017.

8